

Enhancing SRAM Performance by Advanced FinFET Device and Circuit Technology Collaboration for 14nm Node and Beyond



Kazuhiko Endo, Shin-ichi O'uchi, Takashi Matsukawa,
Yongxun Liu, Kunihiro Sakamoto, Wataru Mizubayashi,
Shinji Migita, Yukinori Morita, Hiroyuki Ota, Eiichi Suzuki,
and Meishoku Masahara



Nanoelectronics Res. Inst.
National Institute of AIST



Background



Area Share of the embedded SRAM

Issues in SRAM Cell Scaling


- ✓ Rapid increase of stand-by leakage
- ✓ Yield reduction due to V_{th} variation

FinFET SRAM

Merit of FinFET in SRAM Cell


- ✓ Short Channel Effect Immunity
- ✓ Less V_{th} variability expected

Bulk planar
MOSFET



FinFET


Undoped
channel




Slide 2

On-Current Benchmark

nFET




pFET





✓ FinFET exhibits the highest performance

SRAM Benchmark



✓ Scaled SRAM is realized by multi-gate devices

FinFET IV Curves with Variability



- Fluctuation of V_{th} exist even for the undoped channel FinFET.
- Stability of the SRAM cell is reduced due to variability.

Outline

Device and Circuit Collaboration for the FinFET SRAM

1. Device Approach for Suppressing Variability

Variability Analysis

Variability Reduction Process

2. Circuit Approach for Enhancing SRAM Stability

Independent-DG FinFET

Flex-Vth SRAM, Flex-PG SRAM

Dynamic PG Control SRAM


Fin Height Control SRAM

3. Future Prediction by the Device and Circuit Technology Collaboration

Device Approach for Suppressing Variability

FinFET Variability Analysis

V_{th} Variation Sources



Analytical Method

Variance (σ^2) of V_t : sum of each component

$$\sigma_{V_t}^2 = \left[\left(\frac{\partial V_t}{\partial L_g} \sigma_{L_g} \right)^2 + \left(\frac{\partial V_t}{\partial T_{fin}} \sigma_{T_{fin}} \right)^2 + \left(\frac{\partial V_t}{\partial T_{ox}} \sigma_{T_{ox}} \right)^2 \right] + \left[\left(\frac{\partial V_t}{\partial \Phi_m} \sigma_{\Phi_m} \right)^2 \right]$$

Dimension
variation sources
WFV+Qox
source

$$+ \left(\frac{\partial V_t}{\partial N_A} \sigma_{N_A} \right)^2$$

Dopant source

S. Ouchi et al. (AIST), IEDM 2008

T. Matsukawa et al. (AIST), VLSI 2009

Contribution of Vth Variability

TiN MG FinFET


Measured σV_{th}

L_G Source

T_{Fin} Source

T_{ox} Source


$\Phi_m + Q_{ox}$ Source



Dimension Sources

Small

Gate Stack




Dimension variation sources are small
Main component is gate-stack variation

K. Endo (AIST), EDL 2010

Origin of the WFV

Plane TEM image of the TiN film






Orientation Dependent
WF for TiN

$\langle 100 \rangle$	4.6 eV
$\langle 111 \rangle$	4.4 eV

- ✓ Grain size of MG's is comparable to scaled L_G
- ✓ Grains with different orientation causes WFV

WFV Reduction by Channel Smoothing

Y.X.Liu, (AIST) VLSI, 2010, p.101



**Uniformly
Aligned Metal**

Nano Wet etching (NWE)



Avt: Slope of Pelgrom Plot

✓ WFV is reduced due to uniformly aligned metal

Reducing WFV: Amorphous Metal-Gate

TiN film (Ref.) **XRD** **Plane view TEM**
(post RTA) (post RTA)



Sputtering
Ti target
Ar/N₂ gas



Poly-crystal

TaSiN film

Sputtering
TaSi₂ target
Ar/N₂ gas




Amorphous


T. Matsukawa, et al., (AIST)
IEDM, 2012, p.175.

The FinFET with the TaSiN MG

Top view SEM
(aft. spacer formation)




Gate cross section TEM



Designed $L_g \sim 50$ nm


Fin channel
cross section TEM



Conformal TaSiN
MG is formed

T. Matsukawa, et al., (AIST) ,
IEDM, 2012, p.175.

Reduction of V_{th} Variation




A_{vt} : Slope of Pelgrom Plot

TaSiN gate shows smallest A_{vt} of 1.34mV μ m

T. Matsukawa, et al., (AIST) , IEDM, 2012, p.175.

Benchmark of A_{vt}




References of A_{vt}

- [1] *AIST, 2009*
- [2] *IMEC, 2008*
- [3] *AIST, 2010*
- [4] *IMEC, 2010*
- [5] *IBM/GF, 2012*


T. Matsukawa, et al., (AIST) , IEDM, 2012, p.175.

Circuit Approach to Enhance SRAM Stability

Independent-DG (IDG) FinFET







- ✓ Common-DG: Fixed V_{th}
- ✓ Independent-DG: Variable V_{th}



Y. X. Liu et al. (AIST) IEDM 2003


IDG-FinFET Example



K. Endo et al. (AIST), IEEE EDL 2007


IDG-FinFET CMOS Circuits

CMOS Inverter




K.Endo (AIST), EDL 2007

Flex- V_{th} SRAM



K.Endo (AIST), IEDM 2008
EDL 2009

Flex-PG SRAM Dynamic PG Control





S. O'uchi (AIST), CICC 2007
ESSCIRC 2010
IEDM 2008
K. Endo (AIST), ESSDERC2008
IEDM 2008



V_{th} control of all Tr.
Reduction of leakage current

V_{th} control of pass-gate
Enhancing SNM

Flex-Vth SRAM Cell





CDG-FinFET



K. Endo et al. (AIST), IEDM 2008

Active and stand-by leaks are controlled with the same SNM


Flex-Pass-Gate (PG) SRAM Cell



✓ V_{th} control of the PG enhances noise margin

S. O'uchi et al. (AIST), 2007 IEEE CICC


Flex-PG SRAM Cell Results





CDG-FinFET

IDG-FinFET

Read Margin





Write Margin



- ✓ Flexible noise margin control is successfully demonstrated.
- ✓ Both RM and WM are enhanced.

K. Endo et al. (AIST), IEDM 2008, ESSDERC 2008


Dynamic PG Control Algorithm



The optimal bias is found for each cell and the instability is avoided.
Read speed reduction is avoided.

S. O'uchi et al. (AIST), ESSCIRC 2010,474

Dynamic PG Control Results




20-nm- L_G technology
 $V_{\text{DD}} = 0.5\text{V}$

✓ 2 step read keeps 6-sigma tolerance of SNM


S. O'uchi et al. (AIST), ESSCIRC 2010, 474

Fin Height Control SRAM


PD with a high-fin PG with a low-fin




(a)




(b)



(c)



(d)



Fin height control enhances SNM


Y. Liu et al. (AIST), ESSDERC 2010

Future Prediction by the Device and Circuit Technology Collaboration


Simulated SRAM Cell

- ✓ TaSiN amorphous metal-gate (A_{VT} 1.34)
- ✓ Flex-PG Technology for enhancing SNM

TaSiN





Flex-PG



- ✓ Monte Carlo SPICE simulation using the FinFET compact model for 14- and 10-nm technology
- ✓ Device parameters are from ITRS 2011


FinFET Compact Model (AIST)




T. Nakagawa, et al., (AIST), IWCM, 2008
S. Ouchi, et al., (AIST) IEDM, 2008, p.709

SRAM Butterfly Curves

Common-DG




Flex-PG



✓ Common-DG SRAM suffers from variability in spite of TaSiN MG

Simulated Results (10-nm Node)



TaSiN
Avt = 1.34

- ✓ Flex-PG and amorphous TaSiN enables 10-nm SRAM cell with sufficient margin.

Summary

- ✓ Reduction of the WFV has been successfully demonstrated.
- ✓ Independent-DG FinFET have been introduced into the SRAM cell to enhance performance.
- ✓ The device and circuit collaboration enables the 10-nm SRAM cell and beyond with sufficient margin.

Acknowledgement

This work was supported in part by the Development of Nanoelectronics Devices Technology of NEDO, Japan.

The authors would like to thank Dr. T Nakagawa, Dr. H Koike, Dr. S. Kanemaru of AIST for their technical support.